Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT

Syeda Eima Iftikhar Gardezi, Fatima Aziz, Sadaf Javed, Ch Jabbar Younis, Mehboob Alam, Yehia Massoud

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In the past two decades, wavelet method has emerged as a powerful signal and data analysis tool for scientist and engineers. It is often part of a low-power system for real time application and needs efficient hardware implementation. In this paper, we have designed and VLSI (Very Large-Scale In-tegration) implemented a lossless 5/3 Discrete Wavelet Transform (DWT) using the Canonical Signed Digit (CSD) based Distributed Arithmetic (DA) architecture. The combination of CSD and DA exploits prior knowledge of the filter co-efficients and uses the least number of adders and shift registers, to achieve hardware-efficient implementation. The filter-based implementation exploits data path diagram of CSD represented coefficients and selectively finds sum of products to give minimum realization. The proposed CSD based DA architecture is modeled using HDL (Hardware Description Language) and implemented on Altera DE-1 Cyclon-II FPGA (Field Programmable Gate Array). A comparison with filter-based architecture of 5/3 DWT reveals a saving up to 50% in hardware. The designed solution is hardware efficient and uses only 7 adders to provide low-power architecture for high-speed real-time applications.

Original languageEnglish (US)
Title of host publicationProceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages548-552
Number of pages5
ISBN (Electronic)9781538677292
DOIs
StatePublished - Mar 13 2019
Event16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019 - Islamabad, Pakistan
Duration: Jan 8 2019Jan 12 2019

Publication series

NameProceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019

Conference

Conference16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019
CountryPakistan
CityIslamabad
Period1/8/191/12/19

Fingerprint

Discrete wavelet transforms
Adders
Hardware
Computer hardware description languages
Shift registers
Signal analysis
Computer hardware
Field programmable gate arrays (FPGA)
Engineers

All Science Journal Classification (ASJC) codes

  • Computer Science (miscellaneous)

Cite this

Iftikhar Gardezi, S. E., Aziz, F., Javed, S., Younis, C. J., Alam, M., & Massoud, Y. (2019). Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT. In Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019 (pp. 548-552). [8667215] (Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IBCAST.2019.8667215
Iftikhar Gardezi, Syeda Eima ; Aziz, Fatima ; Javed, Sadaf ; Younis, Ch Jabbar ; Alam, Mehboob ; Massoud, Yehia. / Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT. Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 548-552 (Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019).
@inproceedings{79e68507ce6f49d297a7f7ff049cb041,
title = "Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT",
abstract = "In the past two decades, wavelet method has emerged as a powerful signal and data analysis tool for scientist and engineers. It is often part of a low-power system for real time application and needs efficient hardware implementation. In this paper, we have designed and VLSI (Very Large-Scale In-tegration) implemented a lossless 5/3 Discrete Wavelet Transform (DWT) using the Canonical Signed Digit (CSD) based Distributed Arithmetic (DA) architecture. The combination of CSD and DA exploits prior knowledge of the filter co-efficients and uses the least number of adders and shift registers, to achieve hardware-efficient implementation. The filter-based implementation exploits data path diagram of CSD represented coefficients and selectively finds sum of products to give minimum realization. The proposed CSD based DA architecture is modeled using HDL (Hardware Description Language) and implemented on Altera DE-1 Cyclon-II FPGA (Field Programmable Gate Array). A comparison with filter-based architecture of 5/3 DWT reveals a saving up to 50{\%} in hardware. The designed solution is hardware efficient and uses only 7 adders to provide low-power architecture for high-speed real-time applications.",
author = "{Iftikhar Gardezi}, {Syeda Eima} and Fatima Aziz and Sadaf Javed and Younis, {Ch Jabbar} and Mehboob Alam and Yehia Massoud",
year = "2019",
month = "3",
day = "13",
doi = "https://doi.org/10.1109/IBCAST.2019.8667215",
language = "English (US)",
series = "Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "548--552",
booktitle = "Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019",
address = "United States",

}

Iftikhar Gardezi, SE, Aziz, F, Javed, S, Younis, CJ, Alam, M & Massoud, Y 2019, Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT. in Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019., 8667215, Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019, Institute of Electrical and Electronics Engineers Inc., pp. 548-552, 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019, Islamabad, Pakistan, 1/8/19. https://doi.org/10.1109/IBCAST.2019.8667215

Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT. / Iftikhar Gardezi, Syeda Eima; Aziz, Fatima; Javed, Sadaf; Younis, Ch Jabbar; Alam, Mehboob; Massoud, Yehia.

Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019. Institute of Electrical and Electronics Engineers Inc., 2019. p. 548-552 8667215 (Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT

AU - Iftikhar Gardezi, Syeda Eima

AU - Aziz, Fatima

AU - Javed, Sadaf

AU - Younis, Ch Jabbar

AU - Alam, Mehboob

AU - Massoud, Yehia

PY - 2019/3/13

Y1 - 2019/3/13

N2 - In the past two decades, wavelet method has emerged as a powerful signal and data analysis tool for scientist and engineers. It is often part of a low-power system for real time application and needs efficient hardware implementation. In this paper, we have designed and VLSI (Very Large-Scale In-tegration) implemented a lossless 5/3 Discrete Wavelet Transform (DWT) using the Canonical Signed Digit (CSD) based Distributed Arithmetic (DA) architecture. The combination of CSD and DA exploits prior knowledge of the filter co-efficients and uses the least number of adders and shift registers, to achieve hardware-efficient implementation. The filter-based implementation exploits data path diagram of CSD represented coefficients and selectively finds sum of products to give minimum realization. The proposed CSD based DA architecture is modeled using HDL (Hardware Description Language) and implemented on Altera DE-1 Cyclon-II FPGA (Field Programmable Gate Array). A comparison with filter-based architecture of 5/3 DWT reveals a saving up to 50% in hardware. The designed solution is hardware efficient and uses only 7 adders to provide low-power architecture for high-speed real-time applications.

AB - In the past two decades, wavelet method has emerged as a powerful signal and data analysis tool for scientist and engineers. It is often part of a low-power system for real time application and needs efficient hardware implementation. In this paper, we have designed and VLSI (Very Large-Scale In-tegration) implemented a lossless 5/3 Discrete Wavelet Transform (DWT) using the Canonical Signed Digit (CSD) based Distributed Arithmetic (DA) architecture. The combination of CSD and DA exploits prior knowledge of the filter co-efficients and uses the least number of adders and shift registers, to achieve hardware-efficient implementation. The filter-based implementation exploits data path diagram of CSD represented coefficients and selectively finds sum of products to give minimum realization. The proposed CSD based DA architecture is modeled using HDL (Hardware Description Language) and implemented on Altera DE-1 Cyclon-II FPGA (Field Programmable Gate Array). A comparison with filter-based architecture of 5/3 DWT reveals a saving up to 50% in hardware. The designed solution is hardware efficient and uses only 7 adders to provide low-power architecture for high-speed real-time applications.

UR - http://www.scopus.com/inward/record.url?scp=85064104638&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85064104638&partnerID=8YFLogxK

U2 - https://doi.org/10.1109/IBCAST.2019.8667215

DO - https://doi.org/10.1109/IBCAST.2019.8667215

M3 - Conference contribution

T3 - Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019

SP - 548

EP - 552

BT - Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Iftikhar Gardezi SE, Aziz F, Javed S, Younis CJ, Alam M, Massoud Y. Design and VLSI Implementation of CSD based da Architecture for 5/3 DWT. In Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019. Institute of Electrical and Electronics Engineers Inc. 2019. p. 548-552. 8667215. (Proceedings of 2019 16th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2019). https://doi.org/10.1109/IBCAST.2019.8667215