Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array

Neil Weste, David J. Burr, Bryan Ackland

Research output: Contribution to journalArticle

20 Citations (Scopus)

Abstract

Dynamic time warping is a well-established technique for time alignment and comparison of speech and image patterns. This paper decribes the architecture, algorithms, and design of a CMOS integrated processing array used for computing the dynamic time warp algorithm. Emphasis is placed on speech recognition applications because of the real-time constraints imposed by isolated and continuous speech recognition. High throughput is obtained through the use of extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic speech recognition application based on 40 nine-component linear predictor coefficient (LPC) vectors per word permits 20 000 isolated word comparisons per second or, equivalently, real time recognition of a 20 000 word vocabulary. The paper also illustrates a trend in IC design in which the architecture of the system leads to an embodiment which far outperforms solutions based on current design methodologies.

Original languageEnglish (US)
Pages (from-to)731-744
Number of pages14
JournalIEEE Transactions on Computers
VolumeC-32
Issue number8
DOIs
StatePublished - Jan 1 1983

Fingerprint

Time Warp
Multiprocessing
Pattern matching
Pattern Matching
Speech Recognition
Speech recognition
Continuous speech recognition
Array processing
Dynamic Time Warping
Embodiment
Pipelining
Throughput
Parallel Computation
High Throughput
Design Methodology
Predictors
Alignment
Real-time
Computing
Coefficient

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

Weste, Neil ; Burr, David J. ; Ackland, Bryan. / Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array. In: IEEE Transactions on Computers. 1983 ; Vol. C-32, No. 8. pp. 731-744.
@article{e6851f16cfed47bdb88418263469b4b9,
title = "Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array",
abstract = "Dynamic time warping is a well-established technique for time alignment and comparison of speech and image patterns. This paper decribes the architecture, algorithms, and design of a CMOS integrated processing array used for computing the dynamic time warp algorithm. Emphasis is placed on speech recognition applications because of the real-time constraints imposed by isolated and continuous speech recognition. High throughput is obtained through the use of extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic speech recognition application based on 40 nine-component linear predictor coefficient (LPC) vectors per word permits 20 000 isolated word comparisons per second or, equivalently, real time recognition of a 20 000 word vocabulary. The paper also illustrates a trend in IC design in which the architecture of the system leads to an embodiment which far outperforms solutions based on current design methodologies.",
author = "Neil Weste and Burr, {David J.} and Bryan Ackland",
year = "1983",
month = "1",
day = "1",
doi = "https://doi.org/10.1109/TC.1983.1676311",
language = "English (US)",
volume = "C-32",
pages = "731--744",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "8",

}

Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array. / Weste, Neil; Burr, David J.; Ackland, Bryan.

In: IEEE Transactions on Computers, Vol. C-32, No. 8, 01.01.1983, p. 731-744.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array

AU - Weste, Neil

AU - Burr, David J.

AU - Ackland, Bryan

PY - 1983/1/1

Y1 - 1983/1/1

N2 - Dynamic time warping is a well-established technique for time alignment and comparison of speech and image patterns. This paper decribes the architecture, algorithms, and design of a CMOS integrated processing array used for computing the dynamic time warp algorithm. Emphasis is placed on speech recognition applications because of the real-time constraints imposed by isolated and continuous speech recognition. High throughput is obtained through the use of extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic speech recognition application based on 40 nine-component linear predictor coefficient (LPC) vectors per word permits 20 000 isolated word comparisons per second or, equivalently, real time recognition of a 20 000 word vocabulary. The paper also illustrates a trend in IC design in which the architecture of the system leads to an embodiment which far outperforms solutions based on current design methodologies.

AB - Dynamic time warping is a well-established technique for time alignment and comparison of speech and image patterns. This paper decribes the architecture, algorithms, and design of a CMOS integrated processing array used for computing the dynamic time warp algorithm. Emphasis is placed on speech recognition applications because of the real-time constraints imposed by isolated and continuous speech recognition. High throughput is obtained through the use of extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic speech recognition application based on 40 nine-component linear predictor coefficient (LPC) vectors per word permits 20 000 isolated word comparisons per second or, equivalently, real time recognition of a 20 000 word vocabulary. The paper also illustrates a trend in IC design in which the architecture of the system leads to an embodiment which far outperforms solutions based on current design methodologies.

UR - http://www.scopus.com/inward/record.url?scp=0020796308&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0020796308&partnerID=8YFLogxK

U2 - https://doi.org/10.1109/TC.1983.1676311

DO - https://doi.org/10.1109/TC.1983.1676311

M3 - Article

VL - C-32

SP - 731

EP - 744

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 8

ER -