Malicious circuitry detection using fast timing characterization via test points

Sheng Wei; Miodrag Potkonjak

doi:https://doi.org/10.1109/HST.2013.6581575

Malicious circuitry detection using fast timing characterization via test points

Sheng Wei, Miodrag Potkonjak

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

11 Scopus citations

Abstract

We develop a region-based timing characterization approach to detect hardware Trojans (HTs) on integrated circuits (ICs). In order to ensure the scalability of the approach, we partition the target IC into well-formed and non-overlapping regions and detect hardware Trojans on all circuit locations by examining the timing properties of the transistor paths. Based on the circuit partition, we insert a minimal number of test points that provide additional observation interfaces for the delay measurements of all circuit locations. Our evaluations on ISCAS and ITC benchmarks show that the region-based Trojan detection via test points can detect hardware Trojans accurately with well controlled area overhead and test time.

Original language	English (US)
Title of host publication	Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013
Pages	113-118
Number of pages	6
DOIs	https://doi.org/10.1109/HST.2013.6581575
State	Published - 2013
Externally published	Yes
Event	2013 6th IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013 - Austin, TX, United States Duration: Jun 2 2013 → Jun 3 2013

Publication series

Name	Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013

Other

Other	2013 6th IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013
Country/Territory	United States
City	Austin, TX
Period	6/2/13 → 6/3/13

ASJC Scopus subject areas

Hardware and Architecture

Access to Document

https://doi.org/10.1109/HST.2013.6581575

Cite this

Wei, S., & Potkonjak, M. (2013). Malicious circuitry detection using fast timing characterization via test points. In Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013 (pp. 113-118). [6581575] (Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013). https://doi.org/10.1109/HST.2013.6581575

@inproceedings{3afc518c033541ff81aef8826239a50e,

title = "Malicious circuitry detection using fast timing characterization via test points",

abstract = "We develop a region-based timing characterization approach to detect hardware Trojans (HTs) on integrated circuits (ICs). In order to ensure the scalability of the approach, we partition the target IC into well-formed and non-overlapping regions and detect hardware Trojans on all circuit locations by examining the timing properties of the transistor paths. Based on the circuit partition, we insert a minimal number of test points that provide additional observation interfaces for the delay measurements of all circuit locations. Our evaluations on ISCAS and ITC benchmarks show that the region-based Trojan detection via test points can detect hardware Trojans accurately with well controlled area overhead and test time.",

author = "Sheng Wei and Miodrag Potkonjak",

year = "2013",

doi = "https://doi.org/10.1109/HST.2013.6581575",

language = "English (US)",

isbn = "9781479906000",

series = "Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013",

pages = "113--118",

booktitle = "Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013",

note = "2013 6th IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013 ; Conference date: 02-06-2013 Through 03-06-2013",

}

Wei, S & Potkonjak, M 2013, Malicious circuitry detection using fast timing characterization via test points. in Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013., 6581575, Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, pp. 113-118, 2013 6th IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, Austin, TX, United States, 6/2/13. https://doi.org/10.1109/HST.2013.6581575

Malicious circuitry detection using fast timing characterization via test points. / Wei, Sheng; Potkonjak, Miodrag.

Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013. 2013. p. 113-118 6581575 (Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Malicious circuitry detection using fast timing characterization via test points

AU - Wei, Sheng

AU - Potkonjak, Miodrag

PY - 2013

Y1 - 2013

N2 - We develop a region-based timing characterization approach to detect hardware Trojans (HTs) on integrated circuits (ICs). In order to ensure the scalability of the approach, we partition the target IC into well-formed and non-overlapping regions and detect hardware Trojans on all circuit locations by examining the timing properties of the transistor paths. Based on the circuit partition, we insert a minimal number of test points that provide additional observation interfaces for the delay measurements of all circuit locations. Our evaluations on ISCAS and ITC benchmarks show that the region-based Trojan detection via test points can detect hardware Trojans accurately with well controlled area overhead and test time.

AB - We develop a region-based timing characterization approach to detect hardware Trojans (HTs) on integrated circuits (ICs). In order to ensure the scalability of the approach, we partition the target IC into well-formed and non-overlapping regions and detect hardware Trojans on all circuit locations by examining the timing properties of the transistor paths. Based on the circuit partition, we insert a minimal number of test points that provide additional observation interfaces for the delay measurements of all circuit locations. Our evaluations on ISCAS and ITC benchmarks show that the region-based Trojan detection via test points can detect hardware Trojans accurately with well controlled area overhead and test time.

UR - http://www.scopus.com/inward/record.url?scp=84883683579&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84883683579&partnerID=8YFLogxK

U2 - https://doi.org/10.1109/HST.2013.6581575

DO - https://doi.org/10.1109/HST.2013.6581575

M3 - Conference contribution

SN - 9781479906000

T3 - Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013

SP - 113

EP - 118

BT - Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013

T2 - 2013 6th IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013

Y2 - 2 June 2013 through 3 June 2013

ER -

Wei S, Potkonjak M. Malicious circuitry detection using fast timing characterization via test points. In Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013. 2013. p. 113-118. 6581575. (Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013). https://doi.org/10.1109/HST.2013.6581575

Malicious circuitry detection using fast timing characterization via test points

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this