Synthesis of majority and minority networks and its applications to QCA, TPL and SET based nanotechnologies

Rui Zhang, Pallav Gupta, Niraj Kumar Jha

Research output: Contribution to journalConference article

43 Citations (Scopus)

Abstract

In this paper, we present a methodology for efficient majority/minority network synthesis of arbitrary multi-output Boolean functions. Many emerging nanoscale technologies, such as quantum cellular automata (QCA), tunneling phase logic (TPL), and single electron tunneling (SET), are capable of implementing majority or minority logic very efficiently. However, there exists no comprehensive methodology or design automation tool for general multi-level majority/minority network synthesis. We have built the first such tool, Majority Logic Synthesizer (MALS), on top of an existing Boolean logic synthesis tool. We have performed experiments with 40 MCNC benchmarks. They indicate that up to 68.0% reduction in gate count is possible when utilizing majority logic, with the average reduction being 21.9%, compared to traditional logic synthesis, in which two-input AND/OR gates in the circuit are converted to majority gates.

Original languageEnglish (US)
Pages (from-to)229-234
Number of pages6
JournalProceedings of the IEEE International Conference on VLSI Design
StatePublished - Dec 1 2005
Event18th International Conference on VLSI Design: Power Aware Design of VLSI Systems - Kolkata, India
Duration: Jan 3 2005Jan 7 2005

Fingerprint

Electron tunneling
Cellular automata
Majority logic
Nanotechnology
Boolean functions
Automation
Networks (circuits)
Experiments
Logic Synthesis

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

@article{a87ac1b7aa614c9395beba20c6954184,
title = "Synthesis of majority and minority networks and its applications to QCA, TPL and SET based nanotechnologies",
abstract = "In this paper, we present a methodology for efficient majority/minority network synthesis of arbitrary multi-output Boolean functions. Many emerging nanoscale technologies, such as quantum cellular automata (QCA), tunneling phase logic (TPL), and single electron tunneling (SET), are capable of implementing majority or minority logic very efficiently. However, there exists no comprehensive methodology or design automation tool for general multi-level majority/minority network synthesis. We have built the first such tool, Majority Logic Synthesizer (MALS), on top of an existing Boolean logic synthesis tool. We have performed experiments with 40 MCNC benchmarks. They indicate that up to 68.0{\%} reduction in gate count is possible when utilizing majority logic, with the average reduction being 21.9{\%}, compared to traditional logic synthesis, in which two-input AND/OR gates in the circuit are converted to majority gates.",
author = "Rui Zhang and Pallav Gupta and Jha, {Niraj Kumar}",
year = "2005",
month = "12",
day = "1",
language = "English (US)",
pages = "229--234",
journal = "Proceedings of the IEEE International Conference on VLSI Design",
issn = "1063-9667",
publisher = "IEEE Computer Society",

}

TY - JOUR

T1 - Synthesis of majority and minority networks and its applications to QCA, TPL and SET based nanotechnologies

AU - Zhang, Rui

AU - Gupta, Pallav

AU - Jha, Niraj Kumar

PY - 2005/12/1

Y1 - 2005/12/1

N2 - In this paper, we present a methodology for efficient majority/minority network synthesis of arbitrary multi-output Boolean functions. Many emerging nanoscale technologies, such as quantum cellular automata (QCA), tunneling phase logic (TPL), and single electron tunneling (SET), are capable of implementing majority or minority logic very efficiently. However, there exists no comprehensive methodology or design automation tool for general multi-level majority/minority network synthesis. We have built the first such tool, Majority Logic Synthesizer (MALS), on top of an existing Boolean logic synthesis tool. We have performed experiments with 40 MCNC benchmarks. They indicate that up to 68.0% reduction in gate count is possible when utilizing majority logic, with the average reduction being 21.9%, compared to traditional logic synthesis, in which two-input AND/OR gates in the circuit are converted to majority gates.

AB - In this paper, we present a methodology for efficient majority/minority network synthesis of arbitrary multi-output Boolean functions. Many emerging nanoscale technologies, such as quantum cellular automata (QCA), tunneling phase logic (TPL), and single electron tunneling (SET), are capable of implementing majority or minority logic very efficiently. However, there exists no comprehensive methodology or design automation tool for general multi-level majority/minority network synthesis. We have built the first such tool, Majority Logic Synthesizer (MALS), on top of an existing Boolean logic synthesis tool. We have performed experiments with 40 MCNC benchmarks. They indicate that up to 68.0% reduction in gate count is possible when utilizing majority logic, with the average reduction being 21.9%, compared to traditional logic synthesis, in which two-input AND/OR gates in the circuit are converted to majority gates.

UR - http://www.scopus.com/inward/record.url?scp=27944457251&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27944457251&partnerID=8YFLogxK

M3 - Conference article

SP - 229

EP - 234

JO - Proceedings of the IEEE International Conference on VLSI Design

JF - Proceedings of the IEEE International Conference on VLSI Design

SN - 1063-9667

ER -